

FIG. 1




FIG. 3





FIG. 1 is a schematic diagram of a network topology. FIG. 2 is a schematic diagram of a packet structure. FIG. 3 is a schematic diagram of a packet structure.

FIG. 2






FIG. 4A

FIG. 4B





FIG. 4B is a block diagram of a host system 130, which is connected to a fabric 100. The host system 130 includes a processor 202A-N, a main memory 206, an I/O and memory controller 204, a host-fabric adapter 120, an I/O bridge 208, and I/O controllers 210 and 212. The host system 130 is connected to the fabric 100 via the host-fabric adapter 120.



EXAMPLE SOFTWARE DRIVER STACKS OF HOST SYSTEM

FIG. 5

FIG. 6




FIG. 7




FIG. 8

710
⚡




FIG. 9





FIG. 9 is a block diagram of a processor architecture. The architecture includes a Micro Sequencer (840) which outputs an Instruction Pointer to an Instruction Memory (850). The Instruction Memory (850) outputs a 2:1 Mux (860) which provides an Instruction Pointer [0] to an Instruction Decoder (830). The Instruction Decoder (830) outputs a Flag Register and a Function Select signal to an ALU (820). The Instruction Decoder (830) also outputs an Opcode Field & Branch Conditions — bits[9:0] to an AND block (870). The AND block (870) receives a Long Immediate from the Instruction Memory (850) and the Opcode Field & Branch Conditions — bits[9:0] from the Instruction Decoder (830). The AND block (870) outputs an Immediate [31:10] to the ALU (820). The ALU (820) receives Input Mux (812) (A Bus) and Input Mux (810B) (B Bus) and the Function Select signal from the Instruction Decoder (830). The ALU (820) outputs a Destination Bus and Flags to the Instruction Decoder (830). The Input Mux (812) receives IM Data, Constant Data, RF Data, Y1 Data, AT Data, and LB Data. The Input Mux (810B) receives IM Data, Constant Data, RF Data, Y1 Data, AT Data, and LB Data.

FIG. 10



1100A

1110

CONTROL SEGMENT		
LENGTH 1122	MEMORY HANDLE 1124	VIRTUAL ADDRESS 1126

1120

FIG.11A

1100B

1130

CONTROL SEGMENT		
	REMOTE MEMORY HANDLE 1142	REMOTE VIRTUAL ADDRESS 1144
LENGTH 1152	LOCAL MEMORY HANDLE 1154	LOCAL VIRTUAL ADDRESS 1156

1140

1150

FIG.11B




FIG. 12




FIG. 13

FIG. 14




FIG. 15





FIG. 16



FIGS. 17A-17H

FIG. 17A Clock

FIG. 17B Cell Buffer Data

FIG. 17C Load_VA

FIG. 17D Load_PI

FIG. 17E

FIG. 17F

FIG. 17G PI

FIG. 17H Offset

